Verification Method of Real-time System Based on Refinement Relation

Jing GUO¹, Zhong-wei XU² and Meng MEI³

School of Electronics & Information Engineering, Tongji University, Shanghai, China

guo_jing163@163.com¹, xuzhongweish@163.com², mei_meng@163.com³

Abstract

With the continuous increase in the size and complexity of a real-time computer system, the use of formal verification methods in software development is also on the rise. The traditional formal verification method is not fully applicable to the development of actual system life cycle. Therefore, this paper presents a new real-time system verification method. It takes the deadlock timed Büchi automata as the medium, and translates the timed temporal logic into timed communicating sequential process language. The tick event is also joined, which can be directly used for the detection of refinement tool FDR. The method verifies the situation of deadlock. To establish the link between the conventional model checking and refinement model checking can well combine the advantages of both and improves system security and reliability.

Key words: refinement relation; formal verification; real-time system; safety

1. Introduction

Recent years, model checking has been a powerful automatic formal verification technique for establishing correctness of hardware and software systems. The method based on temporal logic is to model system as a labeled transition system (LTS) and specification as temporal logic formula. Then we decide whether the formula holds in the LTS. Another approach is based on the notion of refinement and is frequently used by verification such as Communicating Sequential Processes (CSP). In this conception, the system and the property are modeled by same formalism, and the aim is to verify the latter is refinement of the former. The two approaches have merits and demerits and there is connection between them. To study the connection, a significant number of techniques have been proposed.

Temporal logic can also used for describing system in the form of temporal logic of actions[1], which is verified by the notion of refinement and development. Therefore, the idea allows simulation of a single high level step by several lower level steps. Spatio-temporal logic[2] is somewhat alike to temporal logic, but different in the operators. It extends the meaning of syntax, where arise in the development of mobile systems, but the decidability of the model checking problem is negligible. The relationship between refinement-oriented specification and specification using a temporal logic is considered, and further the conversion of temporal logic into process algebra [3]. Researchers verified equivalence of computation tree logic and failure trace, in which the former is expressed in the form of test sequence[4]. Despite validity of verification, the infinite states are born in the test case. The temporal logics LTL, CTL and the μ-calculus convert to the formal language Z in the idea of refinement, which also used for language B, VDM based on state. Every conversion rule does not illustrate the main distinction [5].
In the development of system, system construction is stepwise process. The traditional verification method is appropriate for changes of systems, while the refinement applies to verification about life cycle. Temporal logic is more convenient and common. Therefore, rise both union, temporal logic express the property and verify the property based on refinement. Real time factors are of great importance, so these must be taken into account. In this paper, we study the possibility of doing TLTL (timed linear temporal logic) model checking on TCSP specification in the context of refinement. Firstly, we model property as TLTL and define timed Büchi automata. Secondly, through the medium of timed Büchi automata TLTL is converted into TCSP, the verification is discussed on two cases in the refinement framework.

2. Preliminaries

Definition 1 (Timed CSP Syntax) A timed process is defined by the following grammar.

\[
P = \text{STOP}; \text{TIMESTOP}; a \rightarrow Q; a @ u \rightarrow Q; A \rightarrow Q(x); Q_1 \triangleright Q_2; \text{WAIT}d;
\]

\[
P \sqcap A; Q_1 \sqcap Q_2; \Pi_{i \in I} Q_i; Q_1 \sqcap \Pi_{i \in I} Q_i; Q_1 \sqcap \circ \alpha Q_2; Q_1 \square \alpha Q_2; Q_1 \sqcap Q_2; Q_1 \sqcap \alpha Q_2; f(Q);
\]

\[
Q_1 \sqcap Q_2; Q_1 \circ Q_2; \mu x.P
\]

STOP is a process which does nothing but is only capable of letting time pass. TIMESTOP terminates but time is blocked. \(a \rightarrow Q\) initially behaves as a, then after \(d\) time units, process Q takes over control. The value of \(d\) also can be 0, \(a \rightarrow Q\) becomes \(a \rightarrow Q\). \(a @ u \rightarrow Q\) is similar to \(a \rightarrow Q\) except that \(u\) is variable which bounded by time \(t\) when event a happen. \(A \rightarrow Q(x)\) initially behaves as one of event set A, after it take place \(Q(x)\) immediately take over control. \(Q_1 \triangleright Q_2\) is timeout process that behaves as \(Q_1\) for \(d\) time units, if \(Q_1\) fails to communicate any visible event it becomes \(Q_2\). \(\text{WAIT}d\) is a process which let time pass for \(d\) time units. \(P \sqcap A\) behaves like \(P\) but with all communications in the set \(A\) hidden. \(Q_1 \sqcap Q_2\) denotes the deterministic choice between \(P\) and \(Q\), which is decided by the first visible event. \(Q_1 \Pi Q_2\) is similar to \(Q_1 \sqcap Q_2\) except that the choice is nondeterministic. \(\Pi_{i \in I} Q_i\) is a process set which choice is between them. \(Q_1 \sqcap \circ \alpha Q_2\) requires \(Q_1\) and \(Q_2\) to synchronize on event set \(A \cap B\) and to behave independently of each other with respect to each other. \(Q_1 \square \alpha Q_2\) is a parallel composition which requires \(Q_1\) and \(Q_2\) to synchronize on event set \(A\) and to behave independently of each other with respect to all each other. \(Q_1 \sqcap \alpha Q_2\) is a parallel composition of two processes. \(f(Q)\) is a renaming process that allows the process to perform the event \(f(a)\) whenever \(Q\) could perform \(a\). \(Q_1 \circ Q_2\) allows the first process \(Q_1\) to execute, but it may be interrupted at any time by an event from process \(Q_2\). \(Q_1 \circ \alpha Q_2\) allows the \(Q_1\) continued for \(d\) units of time, after which control is passed to \(Q_2\), unless \(Q_1\) has terminated previously. \(\mu x.P\) is a recursion process whose unique solution to the equation \(X=P\).

Definition 2 (Timed LTL syntax) Timed LTL extend the notion of clock based on LTL. It uses freeze operator to record time and is bounded by timed constraint, the grammar is as follows:

\[
\phi = p; \neg p; \phi_1 \lor \phi_2; \phi_1 \land \phi_2; t \sqsubseteq x + c; x \phi; xU \phi; xV \phi; \square \phi; \lozenge \phi; \square \neg \phi\]

where \(p \in AP\), \(t\) refers to the current time in timed trace, \(x\) is discrete formula clock, \(\square \in \{<, \leq, =, >, \geq\}\).
\( p \) represents atomic proposition, \( \neg p \) represents negative atomic proposition. \( \phi_1 \lor \phi_2 \) represents \( Q_1 \) or \( Q_2 \) is untenable. \( \phi_1 \land \phi_2 \) represents \( Q_1 \) and \( Q_2 \) is untenable. \( t \models x + c \) checks \( t \) against \( x + c \). \( x \phi \) replaces timed formula including \( x \) by the time in the \( \phi \). \( \phi U \phi_2 \) holds if there is some time in the future \( t \) where \( \phi_2 \) holds and on all time points up to this \( \phi_1 \) holds. \( \phi V \phi_2 \) has two possibilities: there is some time in the future \( t \) where \( \phi_1 \) holds and all time points up to this \( \phi_2 \) holds; \( \phi_2 \) hold forever if \( \phi_1 \) does not hold. \( \phi \) represents the next point in the trace is true. \( \phi = falseV \phi \) and \( \phi = trueU \phi \) always hold. \( \sigma = \sigma_0, \sigma_1, \cdots \) is infinite timed trace. \( \sigma_i = (s_i t_i) \) contains two parts: time \( t_i = (s(s_i)) \) and proposition which is true in the time \( t_i \). We define \( \phi |_e \) of formula \( \phi \) with free clock variables in the domain of environment \( e \), inductively as follows:

\[
\begin{align*}
\phi |_e & = \{ p \in s(\sigma_i) \} \\
\neg \phi |_e & = \{ p \notin s(\sigma_i) \} \\
\phi_1 \lor \phi_2 |_e & = \phi_1 |_e \lor \phi_2 |_e \\
\phi_1 \land \phi_2 |_e & = \phi_1 |_e \land \phi_2 |_e \\
x \phi |_e & = \{ \sigma \in \phi |_e \mid t(\sigma_i) / x \}
\end{align*}
\]

\[
\begin{align*}
\phi U \phi_2 |_e & = \{ \exists i. (\sigma_i' \in \phi |_e \land \forall j. 0 \leq j < i \sigma_i' \in \phi_2 |_e) \} \\
\phi V \phi_2 |_e & = \{ \exists j. (\sigma_i' \in \phi_2 |_e \land \forall i. 0 \leq i \leq j \sigma_i' \in \phi_2 |_e) \lor \forall i. \sigma_i' \in \phi_2 |_e \} \\
\phi |_e & = \phi |_e
\end{align*}
\]

3. Refinement Verification based on TLTL

3.1 Refinement Verification

Specification contains all behaviors which system should satisfy. Refinement resolves whether system behavior set is subset of specification behavior set. Pair \( (S, N) \) is termed a timed failure. Trace \( s \) will be the sequence of events occurring in the execution, the refusal set \( \mathcal{R} \) will be set of timed events which can be refused in the execution. For example, \( \{ (\{2, a\}, (3, 4) \times \{b\}) \} \) records that during the execution the process performed event \( a \) at time 2, and refused event \( b \) over the interval from 3 to 4. For environment, at special time point it provides events to process. If timed event is member of trace, process will receive them. Otherwise, process will refuse them. Specification is predicable of timed failure, while timed failure is constraint of process. So If specification \( S(s, N) \) contains timed failure about process \( Q \), \( Q \) will satisfy specification \( S(s, N) \).

\[
Q \text{ sat } S(s, N) \Leftrightarrow \forall S(s, N) \in TF(\Phi) \cdot S(s, N)
\]

Specification can be process-oriented approach. Refinement relation \( P_1 \delta \rightarrow_{for} P_2 \) is used to verify specification. It holds when the latter process has fewer things than the former. Remove the times of the timed trace, we get strip(s). If \( Q \) and \( S \) are defined processes, there must be some untimed \( P \) which allows the relationship to be completed:
The refinement can be investigated through transitivity, and the relationship between traces and timed failures is also included. The traces model interacts with timed failures model within timewise refinement and refinement:

We suppose that the model was stable failures model, which records events as it perform them, and refusal after the process stabilize. When process able to perform an sequence of infinite internal transitions. For example, the process $P_1 = a \rightarrow P_1 \setminus \{a\}$ is divergence execution. The process $P_1$ has $<c>$, $<a,b,c>$ as possible divergence traces, $(<a,b>,<b>)$ as possible failure.
3.2 Conversion of TLTL

Translation of TLTL into TCSP is of first importance. Timed Büchi automata tests emptiness, and events being tested are visible. During execution doing nothing but empty events, process goes into deadlock state. We start with definition of deadlock timed Büchi automata.

(Deadlock Timed Büchi Automata) \( A_0 = (C, Q, B, q_0, E, I, F, D) \)

1) \( C \) refers to a set of finite clock.
2) \( Q \) refers to a set of discrete states, the initial state is \( q_0 \).
3) \( B \) refers to a set of finite channel. Every channel has two visible action: input action \( a? \) indicates that through channel \( a \); output \( a! \) indicates that through channel \( a \).
4) \( E \) refers to a set of transition( \( e = (q, B, G(c), R_c, q) \in E \) ), \( q \) and \( q \) are separately source and destination state. \( B \) contains input and output actions. \( g \in G(c) \) is connection of clock constraint( \( g = c \triangleright n; g \land g; true \), \( n \in N_0 \), \( \triangleright \in \{<,<=,=,>=\} \) ), \( R_c \subseteq C \) is a set of clock sets which should be reset. Transition is a form of \( q \rightarrow q' \).
5) \( I_c : Q \rightarrow G(c) \) is a set of invariants mapping state to guard.
6) \( F \subseteq Q \) is a set of accepting states.
7) \( D \subseteq Q \) is a set of deadlock states.

\( A_0 \) includes two acceptance conditions: traditional acceptance condition for Timed Büchi Automata and special acceptance condition end with deadlock state. We should handle transition about deadlock state. Transition contains change of states and clock variables, and the accepting states including deadlock events are deadlock states. The deadlock transitions are removed from automata. The transition system of automata is of great importance for transformation of automata into TCSP, we define it as follows:

(Syntax of Transition System about Deadlock timed Büchi Automata) \( TS_A = (S, s_0, T) \)
1) $s \in S$ is a pair of $(q, \nu)$, among which $q$ is state and $\nu$ is valuation of clock variable. $\nu$ is clock variable of next state, which has two forms: $\nu(c) = v(c) + \delta$ and $\nu = v[R]$. If $c \in C$, clock should be reset. $q_\delta$ and $q_\lambda$ are separately deadlock state and acceptance state.

2) Initial state is a form of $s_0 = (q_0, \nu_0)$, for every $c \in C$, $\nu_0(c) = 0$.

3) Transition $T$ has two forms: $(q, \nu) \xrightarrow{a, \delta} (q', \nu')$ whereas $\nu = g$, $\nu = v[R]$ and $\nu' = I_c(q)$; $(q, \nu) \xrightarrow{a} (q', \nu')$ whereas $\nu' = I_c(q)$.

According to the above transition system, we establish the relationship between it and TCSP. We define the translation of process as follows:

1) We map state $q$ to a process $P \in \Sigma$, name the initial state and take it as start point.

2) For every non-accepting state, it is expressed as $\text{label}(q) = \text{accept} \xrightarrow{a} \text{label}(q)$. If clock is reset, $d$ will be 0. If clock is increasing, $d$ will be $\delta$.

3) For every accepting state, all destination states are $q_1, q_2, \ldots q_n$ and actions are $a_1, a_2, \ldots, a_n$. We add one event accept, the choice of visible events are possible transitions. The process is $\text{label}(q) = \text{accept} \xrightarrow{a_1} \text{label}(q_1) \ldots \xrightarrow{a_n} \text{label}(q_n)$.

4) For every deadlock states, all destination states are $q_1, q_2, \ldots q_n$ and actions are $a_1, a_2, \ldots, a_n$. We add two events: deadlock and special. The process is $\text{label}(q) = \text{deadlock} \xrightarrow{a_1} \text{special} \xrightarrow{STOP} \ldots \xrightarrow{STOP}$.

3.3 Refinement Verification Process

Using TCSP process to verify TLTL formula, the prime thing is to verify $S \models \phi$. We show the specification as series of TLTL, negate the formula and translate it into timed Baumchi automata. Secondly, we translate timed Baumchi automata into deadlock timed Baumchi automata. The last thing is the translation of them into TCSP.

Two processes, which under test have same result, could be same to some extent. $P \mid T \Sigma$ hides all the events in the $\Sigma$. Must testing consider the combination’s maximal executions that is same as timed failure model. May testing is weaker than it, only considering finite duration timed failures. May and must testing give rise to related notions of refinement:

$P_1 \xrightarrow{\delta} \varnothing \Rightarrow P_2 \xrightarrow{\varnothing} (P_2 \text{must } T)$

$P_1 \xrightarrow{\varnothing} \varnothing \Rightarrow P_2 \xrightarrow{\varnothing} (P_2 \text{may } T)$

The may testing is a form of traces refinement, and must testing is FDI refinement. The relationship between untimed CSP processes and timed CSP processes is timewise refinement. Time removing operator extracts an untimed transition from the timed operational semantics for timed CSP process. It is just a mechanism which provides an untimed view of a timed process.

$$
\begin{align*}
\Theta(T) &\rightarrow \Theta(T') \\
T &\rightarrow \hat{T}
\end{align*}
$$
\[
\begin{align*}
T^d \Rightarrow T \\
T^\mu \Rightarrow T \\
\Theta(T)^\mu \Rightarrow \Theta(T)
\end{align*}
\]

May testing also can defined by the removing operator:
\[
P \delta_{\text{time}}^{\text{may}} Q = \forall T \lnot \left( P \text{ may } \Theta(T) \right) \Rightarrow \lnot \left( Q \text{ may } T \right)
\]

Q and T are timed CSP processes, and P is untimed CSP process. Must testing is defined analogy with the definitions for must testing:
\[
P \delta_{\text{time}}^{\text{must}} Q = \forall T \left( P \text{ must } \Theta(T) \right) \Rightarrow Q \text{ must } T
\]

Related equivalence is as follows:
\[
P_1 \delta_{\text{must}} P_2 \Rightarrow P_1 \delta_{TF} P_2
\]
\[
P_1 \delta_{\text{may}} P \Rightarrow P_1 \delta_{\text{fr}} P_2
\]

After the translation of Deadlock Timed Büchi automata into TCSP, can test as form of \( P \left[ \sum \cup \{v_i, n_i\} \right] \). S is description of system, T is the result of translation. Not only do we consider emptiness, but also we must consider deadlock. So test has two conditions: the former accept is test event and deadlock, special should be hidden. We test whether the result has infinite accept, which is analogous to may test, test accept is refinement of \( P \left[ \sum \cup \{\text{deadlock, special}\} \right] \); the latter test whether deadlock \( \Rightarrow \text{STOP} \) execute, which is analogous to must test, test deadlock \( \Rightarrow \text{STOP} \) is refinement of \( P \left[ \sum \cup \{\text{accept}\} \right] \).

4. Verification Case: Railway Crossing

The system consists of three components: a train, a gate, and gate controller. When no train is approaching, the gate should be up to allow traffic to pass. When train is close to reaching the crossing, the gate should be lowered to obstruct traffic. The controller is used to monitor the approach of a train, to instruct the gate to be lowered within the appropriate time. From the aspect of system, only focus on part of behavior.

![Figure 4 The Railway Crossing System](image-url)
The description of the crossing system is as follows:

\[
\begin{align*}
Train &= \text{train.near} \to \text{near.ind} \to \text{enter.cross} \sin g \\
&\to \text{leave.cross} \sin g \to \text{out.ind} \to \text{Train} \\
Gate &= \text{down.command} \to \text{down} \to \text{confirm} \to \text{Gate} \\
&\cap \text{up.command} \cap \text{up} \to \text{confirm} \to \text{Gate} \\
Controller &= \text{near.ind} \to \text{down.command} \to \text{confirm} \to \text{Controller} \\
&\cap \text{out.ind} \to \text{up.command} \to \text{confirm} \to \text{Controller} \\
Cross \sin g &= \text{Controller} \cap C \cap G \cap \text{Gate} \\
System &= \text{Train} \cap C \cap G \cap \text{Cross} \cap \text{G}
\end{align*}
\]

The events \text{near.ind}, \text{out.ind} model respectively tell the sensors that train has enter and leave. The events \text{train.near}, \text{enter.cross} \sin g, \text{leave.cross} \sin g model respectively the situations where the train is close to the crossing, the train enters the crossing, and the train leaves the crossing. \text{down.command}, \text{up.command} instruct the gate to go down and up respectively. C, G and T are set of events which describe controller, gate, and train respectively.

If train enter the crossing, during 10 units of time up and down do not occur. Check the property, the form of TLTl is \(\neg(\text{enter.cross} \sin g \Rightarrow \forall x \leq x + 10 \land \neg \text{down} \land \neg \text{up})\), the result TCSP of translation is as follows:

\[
\begin{align*}
T &= \text{State1} \\
\text{State1} &= \text{enter.cross} \sin g \to \text{State2} \\
\text{State2} &= \text{down} \to \text{State3} \\
\text{State2} &= \text{up} \to \text{State3} \\
\text{State3} &= \text{accept} \to ((\text{down} \to \text{State3}) \cap (\text{up} \to \text{State3})) \\
\text{State3} &= \text{deadlock} \to ((\text{down} \to \text{special} \rightarrow \text{Stop}) \cap (\text{up} \to \text{special} \rightarrow \text{Stop}))
\end{align*}
\]

The FDR tool support the test, tock event represents one unit of time that establishes the relationship between TCSP and CSP. Firstly, we test emptiness, test whether the result has infinite accept:

\[
\text{assert Composition1} \{ T = \text{Acept} \}
\]

The test result is refinement fails=>no infinite trace violates formula=>OK, showing that it does not produce infinite accept.

We test deadlock, test deadlock trace whether receive the negative of the property:

\[
\text{assert Composition2} \{ T = \text{Deadlock} \}
\]

The test result is refinement fails=>no deadlock trace violates formula=>OK, showing that there is not deadlock trace in the system. According to the two results, system meet the property.

5. Conclusions

This paper explored the relationship between TLTl and TCSP. We took deadlock timed \textit{Buchi} automata as medium, realized the translation between them. TCSP provided a counter example if a refinement check fails and not. We highlighted a case, railway
crossing, verified the property. The experiments showed that people can verify the TLTL property in the framework of FDR, so the result is to improve efficiency, and can be well used in the development of system.

Acknowledgements

The work is support by the National Natural Science Foundation of China under grant No.60674004, No.61075002, the National "Twelfth Five-Year" Plan for Science & Technology Support under grant No.2011BAG01B03, the railway ministry basic research program of China under grant No.2012AA112801, the National High Technology Research and Development Program 863 under grant No. 2012AA112801.

References


Authors

Jing GUO, she is currently a student in School of Electronics & Information Engineering at Tongji university. Her research interests include formal methods, software testing.

Zhong-wei XU, he is professor of School of Electronics & Information Engineering at Tongji university. His research interests include Communication based train control System, testing of safety and communication protocol.

Meng MEI, he is a Lecturer at Tongji university. His research interests include service trust and security, software engineering.